CNT0 can't get it to simulate

⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at https://www.dialog-semiconductor.com/support . We’ll be fixing bugs / optimising the searching and tagging over the coming days.
7 posts / 0 new
Last post
rtlongdon
Offline
Last seen: 2 weeks 3 days ago
Joined: 2020-04-17 20:25
CNT0 can't get it to simulate

I'm playing with GreenPAK designer and created the simple circuit that I have attached (Is it not possible to attach a .gp5 file?). I'm using GreenPak5 Designer V6.21.

My goal with this "Hello World" project was simply to make the counter spit out a pulse every second. 

I've tried various configurations and in the sim I can see OSC0 clock signal, but nothing out the other side of the CNT0 block. 

I'll first assume the issue is with my lack of knowledge, and then I'll ask what I need to do to get this simple design to simulate? Any help would be appreciated!

Kind Regards to all.

Device: 
Device Number: 
SLG46537V
olehs
Offline
Last seen: 1 year 7 months ago
Staff
Joined: 2018-02-07 11:40
rtlongdon, 

rtlongdon, 

Thanks for your question, 

Could you send me the design file, please send the file to zip-folder and attach here. I will help you to finish your project.

Best regards, 

olehs

rtlongdon
Offline
Last seen: 2 weeks 3 days ago
Joined: 2020-04-17 20:25
Thanks for taking a look!

Thanks for taking a look!

olehs
Offline
Last seen: 1 year 7 months ago
Staff
Joined: 2018-02-07 11:40
rtlongdon, 

rtlongdon, 

Thanks for sharing the the design, I fixed it, please see the attachement . Counter was counting UP, that's why you didn't see signal on its output. 

Note: it is more convinient to change OSC dividers in CNT/DLY properties, than use Ext. Clk.and take the same clock from OSC, since designer will show you typical counter time. 

Best regards,

olehs

 

olehs
Offline
Last seen: 1 year 7 months ago
Staff
Joined: 2018-02-07 11:40
rtlongdon, 

rtlongdon, 

Thanks for sharing the the design, I fixed it, please see the attachement . Counter was counting UP, that's why you didn't see signal on its output. 

Note: it is more convinient to change OSC dividers in CNT/DLY properties, than use Ext. Clk.and take the same clock from OSC, since designer will show you typical counter time. 

Best regards,

olehs

 

rtlongdon
Offline
Last seen: 2 weeks 3 days ago
Joined: 2020-04-17 20:25
Well I humbly thank you and I

Well I humbly thank you and I'll continue down the path! 

Have a great day :) 

olehs
Offline
Last seen: 1 year 7 months ago
Staff
Joined: 2018-02-07 11:40
rtlongdon,  My pleasure

rtlongdon, 

My pleasure