CNT/DLY/FSM module don't generate down overflow pulse

⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at https://www.dialog-semiconductor.com/support . We’ll be fixing bugs / optimising the searching and tagging over the coming days.
3 posts / 0 new
Last post
ivnn
Offline
Last seen: 2 years 9 months ago
Joined: 2019-07-03 10:42
CNT/DLY/FSM module don't generate down overflow pulse

CNT/DLY/FSM module generate counter overflow pulse on OUT only for counting up

Expected: Up and Down overflow give pulses

Device: 
Device Number: 
slg46620V
pavloZ
Offline
Last seen: 2 years 6 months ago
Staff
Joined: 2018-01-31 12:50
Hi Ivan,

Hi Ivan,

could you please share design example witn FSM settings?

It can be caused by too long waiting time because max counter value is 16383. If you are counting up from e.g. 16300 it means 83 clk pulses. At the same time if you switch to count down, counter will count from 16300 to zero which means 16300 clk pulses. If in addition the clk source is predivided, waiting time can be seconds or minutes. Please see attached design. The DFF is for "catching" output pulse because it's too short to see it on LED.

Thanks.

Attachment: 
ivnn
Offline
Last seen: 2 years 9 months ago
Joined: 2019-07-03 10:42
Hi

Hi

thx for fast reply, please look at my design