⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at https://www.dialog-semiconductor.com/support . We’ll be fixing bugs / optimising the searching and tagging over the coming days.
6 posts / 0 new
Last post
vmore
Offline
Last seen: 2 years 2 months ago
Joined: 2018-03-01 18:22
Edge detect

Hello,

I am trying to use the PDLY block to detect a falling edge of a signal following AN 1046 but I cannot get it to work. I have a switch which on pressing goes low. This is fed as input to the PDLY block. It's output is connected to an output pin. I have attached my configuration. Can you please tell me what is missing here. I am expecting a high pulse at the output pin, going by the app note. I also tried the FILTER block, but in vain.

Attachment: 
Device: 
ysun
Offline
Last seen: 4 years 3 months ago
Staff
Joined: 2017-12-13 18:05
Hi vmore,

Hi vmore,

Thank you for your question.

Based on your attached image, your design looks correct. However, it could be a test setup issue.

Can you please double check the following?

- The Probe is on the correct Test Point? To check this, Click TP Map in the Debug Tool. (see attached)

- If you are using the Expansion Connector, are the Expansion Connectors Enabled? (see attached)

What Part Number and Development Board are you using?

Best,

Yu-Han

 

 

 

vmore
Offline
Last seen: 2 years 2 months ago
Joined: 2018-03-01 18:22
Hi Yu,

Hi Yu,

Yeah my test points seem to be correct. I changed my pin numbers too just to be sure nothing is wrong with those pins. I have attached the configuration. Instead of a switch, I connected a logic generator signal to the input pin and probed the output pin. Also connected the LED signal to it, but I still don't see a pulse. I have the advanced dev platform, using 46533v chip.

Attachment: 
ysun
Offline
Last seen: 4 years 3 months ago
Staff
Joined: 2017-12-13 18:05
Hi vmore,

Hi vmore,

 

Thanks for checking the test points. If possible, could you attach the gp file, so I can mirror your setup on my bench?

 

Best,

Yu-Han

vmore
Offline
Last seen: 2 years 2 months ago
Joined: 2018-03-01 18:22
Attached a design file here.

Attached a design file here. Thanks!

Attachment: 
ysun
Offline
Last seen: 4 years 3 months ago
Staff
Joined: 2017-12-13 18:05
Hi Vmore,

Hi Vmore,

Apologies for the delay.

I tested your design file on a SLG46533V chip in the TQFN-20 #1 socket on the GreenPAK Advanced Dev Board. Probing pin 4(TP4) and pin 20 (TP20).

Please see the attached waveform. The rising edge detect appears to be working on my scope.

Attachment: